A Multithreading Architecture with Multiple Independent Shared Pipelines
نویسندگان
چکیده
PSAM consists of a number of multithreaded pipeline processors to support parallel computation. Thread control is implemented using a distributed approach, in which each processor can independently initiate and terminate a thread. This thread control mechanism is based on data ow model, and allows the degree of multiprocessing to vary with time. Although the basic processor is von Neumannbased, the overhead to support parallelism is very low.
منابع مشابه
The Granularity of Soft-Error Containment in Shared Memory Multiprocessors
Enables flexibility in when to detect Case Study: HP NSAA HP’s NonStop Advanced Architecture (NSAA), although not a shared-memory multiprocessor, uses the memory containment granularity. Before performing disk or network I/O, NSAA compares redundant executions. Recovery is accomplished by reverting to a software-created backup process. Recovery Across I/O When coordinating checkpoints across al...
متن کاملIntegrating Parallelizing Compilation Technology and Processor Architecture for Cost-Effective Concurrent multithreading
As the number of transistors on a single chip continues to grow, it is important to think beyond the traditional approaches of compiler optimizations for deeper pipelines and wider instruction issue units to improve performance. This single-threaded execution model limits these approaches to exploiting only the relatively small amount of instruction-level parallelism available in application pr...
متن کاملDiierential Multithreading: Recapturing Pipeline Stall Cycles and Enhancing Throughput in Small-scale Embedded Microprocessors
This paper presents Diierential Multithreading (dMT) as an inexpensive way to achieve high through-put from a single-issue architecture. dMT switches among multiple instruction streams in response to pipeline stall conditions but saves in-ight instructions, thus squashing pipeline bubbles and ensuring maximal utilization of a single pipeline. dMT uses auxiliary pipeline registers to save the st...
متن کاملSimultaneous Multithreading: Maximizing On-Chip Parallelism - Computer Architecture, 1995. Proceedings., 22nd Annual International Symposium on
This paper examines simultaneous multithreading, a technique permitting several independent threads to issue instructions to a superscalar's multiple functional units in a single cycle. We present several models of simultaneous multithreading and compare them with altemative organizations: a wide superscalar, a fine-grain multithreaded processor, and single-chip, multiple-issue multiprocessing ...
متن کاملDesign and Implementation of a Multiple-Instruction-Stream Multiple-Execution-Pipeline Architecture
This paper describes a single chip Multiple-InstructionStream Multiple-Execution-Pipeline (MIS-MEP) architecture capable of improving processor throughput. The MISMEP architecture uses multiple instruction dispatch/branch units (slots) to dispatch instructions from multiple instruction streams. Multiple dedicated execution pipelines are provided that are shared by these slots and instructions c...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1996